Digital Timing Macromodeling for VLSI Design Verification, 1

Name: Digital Timing Macromodeling for VLSI Design Verification, 1
Brand: Springer, Berlin
SKU: 9781461359821
Price: 157.6 EUR
Availability: InStock

Автор: Jeong-Taek Kong, David V. Overhauser

Език:

Корици: С меки корици

Издател: Springer, Berlin

Наличност: Външен склад

Изпращаме след 5-8 дни

157.60 € 308.24 лв

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history...

Информация за книгата

Автор

Jeong-Taek Kong, David V. Overhauser

Език

Английски език

Корици

Книга - С меки корици

Издадена

2012

страници

265

EAN

9781461359821

ISBN

1461359821

Enbook ID

02016333

Издател

Springer, Berlin

Теглоt

450

Размери

155 x 235 x 16

Пълно описание

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. §The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. §

Може също да ви хареса

Клиенти, които купиха тази книга, купиха също

Най-често търсени

Categories

Authors

Publishers

Продукти

Продукти

Най-често търсени

Categories

Authors

Publishers

Продукти

Продукти

Digital Timing Macromodeling for VLSI Design Verification, 1

Информация за книгата

Пълно описание

Може също да ви хареса

Клиенти, които купиха тази книга, купиха също