Finite State Machine Datapath Design, Optimization, and Implementation

Name: Finite State Machine Datapath Design, Optimization, and Implementation
Brand: Springer International Publishing
SKU: 9783031797750
Price: 34.18 EUR
Availability: InStock

Автор: Justin Davis

Език:

Корици: С меки корици

Издател: Springer International Publishing

Наличност: Външен склад

Изпращаме след 5-8 дни

34.18 € 66.84 лв

Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of...

Информация за книгата

Автор

Justin Davis

Език

Английски език

Корици

Книга - С меки корици

Издадена

2007

страници

124

EAN

9783031797750

ISBN

3031797752

Enbook ID

39302500

Издател

Springer International Publishing

Теглоt

248

Размери

191 x 235 x 8

Пълно описание

Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of combined FSM/Datapath implementations. The lecture starts by examining performance issues in digital systems such as clock skew and its effect on setup and hold time constraints, and the use of pipelining for increasing system clock frequency. This is followed by definitions for latency and throughput, with associated resource tradeoffs explored in detail through the use of dataflow graphs and scheduling tables applied to examples taken from digital signal processing applications. Also, design issues relating to functionality, interfacing, and performance for different types of memories commonly found in ASICs and FPGAs such as FIFOs, single-ports, and dual-ports are examined. Selected design examples are presented in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms. A working knowledge of Verilog, logic synthesis, and basic digital design techniques is required. This lecture is suitable as a companion to the synthesis lecture titled Introduction to Logic Synthesis using Verilog HDL.Table of Contents: Calculating Maximum Clock Frequency / Improving Design Performance / Finite State Machine with Datapath (FSMD) Design / Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs

Може също да ви хареса

Клиенти, които купиха тази книга, купиха също

Най-често търсени

Categories

Authors

Publishers

Продукти

Продукти

Най-често търсени

Categories

Authors

Publishers

Продукти

Продукти

Finite State Machine Datapath Design, Optimization, and Implementation

Информация за книгата

Пълно описание

Може също да ви хареса

Клиенти, които купиха тази книга, купиха също