Над 4 милиона заглавия на английски и други езици! Открийте новата си история още днес! Безплатна доставка за поръчки над 69.99€

Виж статуса на поръчката

Свържете се с нас

Hierarchical Modeling for VLSI Circuit Testing

Name: Hierarchical Modeling for VLSI Circuit Testing
Brand: Springer
SKU: 9780792390589
Price: 116.25 EUR
Availability: InStock

Автор: Debashis Bhattacharya, John P. Hayes

Език:

Корици: С твърди корици

Издател: Springer

Наличност: Външен склад в ограничено количество

Изпращаме след 11-15 дни

116.25 € 227.37 лв

Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital...

Информация за книгата

Автор

Debashis Bhattacharya, John P. Hayes

Език

Английски език

Корици

Книга - С твърди корици

страници

160

EAN

9780792390589

ISBN

079239058X

Enbook ID

01397991

Издател

Springer

Теглоt

940

Размери

155 x 235 x 11

Пълно описание

Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models.

Най-често търсени

Categories

Authors

Publishers

Продукти

Продукти

Най-често търсени

Categories

Authors

Publishers

Продукти

Продукти

Hierarchical Modeling for VLSI Circuit Testing

Информация за книгата

Пълно описание

Може също да ви хареса

Philip Kerr's 30 Trends in ELT

Fashionopolis (Young Readers Edition): The Secrets Behind the Clothes We Wear

Pennsylvania Deer and Their Horns (1915)

Warm Water

Football Heaven: Season Opener

Genealogy of the McKinstry Family

Are You Sure You Want a Small Church?

Genesis Revisited

Key Words for Fluency Upper Intermediate

Christian Practices and Popular Religion in Dialogue

Клиенти, които купиха тази книга, купиха също

Satans Dreifaltigkeiten I bis V

Tomek i przyjaciele - Opowiesc o odwadze

Hawaii

Nebezpečí na špičkách

Fruher war ich junger

König der Straße

Intergenerational solidarity in libraries / La solidarite intergenerationnelle dans les bibliotheques